Lecture Notes or Lecture Slides on Modeling and Synthesis of digital systems using Verilog and VHDL

Modeling and Synthesis of digital systems using Verilog and VHDL

Lecturer.

Dr. R. James Duckworth, AK301, Tel: (508) 831-5204, email: rjduck@wpi.edu

Office hours: MTRF 10 to 11am (send email for other times)

Course Description

This is an introductory course on Verilog and VHDL, two standard hardware description languages (HDLs), for students with no background or prior experience with HDLs. In this course we will examine some of the important features of Verilog and VHDL. The course will enable students to design, simulate, model and synthesize digital designs. The dataflow, structural, and behavioral modeling techniques will be discussed and related to how they are used to design combinational and sequential circuits. The use of test benches to exercise and verify the correctness of hardware models will also be described. 

Course Projects: Course projects will involve the modeling and synthesis and testing using Xilinx tools. We will be targeting Xilinx FPGA and CPLDs. Students will need to purchase the NEXSYS3 FPGA development board for project assignments. (Other synthesis and simulation tools may be used if these are available to the students at their place of employment.) Students will have the choice of completing assignments in either Verilog or VHDL.

Prerequisites: Logic Circuits and experience with programming in a high-level language (such as C) and a computer architecture course such as ECE505. 

Textbook: 

1.  FPGA Prototyping by Verilog Examples – Xilinx Spartan-3 Version, by Pong P. Chu, Wiley

2. A good book focusing on VHDL is RTL Hardware Design using VHDL – Coding for Efficiency, Portability, and Scalability” by Pong P. Chu, Wiley.

Lecture Notes

·        Module 1: Introduction

·        Module 2: VHDL Basics

·        Module 3: Combinational Logic

·        Module 4: Process Statement

·        Module 5: Sequential Logic

·        Module 6: State Machines

·        Module 7: VHDL Miscellaneous

 

·        Verilog Introduction and Combinational Logic

·        Verilog for Sequential Logic

·        Verilog – Memory Interface

·        Verilog for Testing

·        Embedded Micros

·        Verilog for Advanced testing

·        Verilog for Modeling

·        Synthesis and Timing (Verilog)

            ·        Advanced Testing Using VHDL